Saddle-node bifurcation occurs in a boost converter when parasitic inductor resistance is modeled. Closed-form critical conditions of the bifurcation are derived. If the parasitic inductor resistance is modeled, the saddle-node bifurcation occurs in the voltage mode control or in the current mode control with the voltage loop closed, but not in the current mode control with the voltage loop open. If the parasitic inductor resistance is not modeled, the saddle-node bifurcation does not occur, and one may be misled by the wrong dynamics and the wrong steady-state solutions. The saddlenode bifurcation still exists even in a boost converter with a popular type-III compensator. When the saddle-node bifurcation occurs, multiple steady-state solutions may coexist. The converter may operate with a voltage jump from one solution to another. Care should be taken in the compensator design to ensure that only the desired solution is stabilized. In industry practice, the solution with a higher duty cycle (and thus the saddle-node bifurcation) may be prevented by placing a limitation on the maximum duty cycle.
Introduction
A DC-DC switching converter is a nonlinear system with rich dynamics. Parasitic capacitor resistance, also known as equivalent series resistance (ESR), in a DC-DC converter adds a zero in the dynamics, and it is generally considered in most converter models [1] . Parasitic inductor resistance is known to change the steady-state solutions [1] . However, it is generally not included in most models for analysis. A saddle-node bifurcation (SNB) associated with the parasitic inductor resistance in a boost converter under current mode control (CMC) has been reported in [2] by simulation without deriving the bifurcation critical condition. Analysis of SNB may explain some sudden disappearances or jumps of steady-state solutions observed in switching converters [3, 4, 5, 6, 7, 8] .
In a boost converter when the parasitic inductor resistance is not modeled, the output voltage (v o (D) = v s /(1 − D)) increases monotonously as D increases, where v s is the source voltage and D is the duty cycle. One output voltage. has only one corresponding duty cycle (see the dashed line in Fig. 1 ). However, in a boost converter when the parasitic inductor resistance is modeled, v o (D) is Λ-shaped [1, p. 98] . One output voltage has two corresponding duty cycles (see the solid line in Fig. 1 ). The SNB is generally associated with coexistence of multiple solutions [3] . However, such coexistence of multiple solutions in the boost converter has been seldom linked to the SNB. In this paper, the critical conditions are derived for the SNB associated with the parasitic inductor resistance in a boost converter under either CMC or voltage mode control (VMC). The effects of the parasitic inductor resistance on the dynamics are analyzed. The remainder of the paper is organized as follows. In Section 2, a unified voltage/current mode control model is discussed. In Sections 3 and 4, the saddle-node bifurcations associated with the parasitic inductor resistances in VMC and CMC are analyzed. Conclusions are collected in Section 5.
Unified VMC/CMC Model
The operation of a DC-DC switching converter under VMC or CMC can be described exactly by a unified block diagram model [9] shown in Fig. 2 . In VMC or in CMC with a closed voltage loop, the reference signal v r controls the output voltage v o . In CMC, v r is denoted as i c , and it controls the peak inductor current i L . In the model,
, and D ∈ R 1×2 are constant matrices, where N is the system dimension. Since the output voltage may be discontinuous, let E = (E 1 + E 2 )/2. Confusion of notations for capacitance C and duty cycle D with the matrices C and D can be avoided from the context. Within a clock period T , the dynamics is switched between two stages, S 1 and S 2 (for continuous conduction mode). Switching occurs when the ramp signal h(t) intersects with the compensator output y := Cx + Du ∈ R. Denote the ramp amplitude as V h , and denote the switching frequency as f s = 1/T .
Voltage Mode Control (VMC)
Let the parasitic resistance associated with the inductor be r. The parasitic resistance associated with the switch or the diode can be also included in r [1, p. 437]. Without loss of generality, assume that the ESR is small enough such that the zero associated with the ESR is at infinity. As discussed below, SNB is associated with the steady-state solution, and the ESR has a minor effect on the steady state and on SNB.
Let the state be x = (i L , v C ) ′ , where i L is the inductor current, and v C is the capacitor voltage. For small ESR, v C ≈ v o . Consider VMC with a proportional feedback gain k p as shown in Fig. 3 . This control scheme is called PVMC here. One has y = k p (v r − v C ) and
Coexistence of Multiple Steady-State Solutions
Let η = r/R, A = DA 1 + (1 − D)A 2 , and B = DB 1 + (1 − D)B 2 . In the state-space average (SSA) model [10] , the power stage dynamics isẋ = Ax + Bu, and the steady-state solution is −A −1 Bu := X. From (1), one has
where V C (D) is Λ-shaped and has a maximum of v s /2 √ η at
Note that I L (D) increases monotonously as D increases. If r = 0, V C (D) also increases monotonously as D increases (Fig. 1) . However, if r > 0, v o (D) is Λ-shaped (Fig. 1) . As discussed below, the shapes of V C (D) and I L (D) determine whether multiple solutions coexist and thus whether the SNB occurs. (4) is
Compared with v * r = v s /2 √ η for a large k p , The critical v * r for a small k p has an additional term (1 − √ η)/κ.
Linearized Dynamics
Using a hatˆto denote small perturbations, (e.g.,x = x − X), the linearized SSA dynamics [10] 
The control-to-output transfer function is
The closed-loop dynamics is κG vd 
Both c 1 and c 0 are functions of D. One can prove that c 1 > 0 if
and c 0 > 0 if
It will be shown later that D H and D S are the critical duty cycles for the Hopf bifurcation and the SNB, respectively. Both D H and D S are functions of η = r/R, and D S can be approximated as a function of only η. This paper focuses on SNB. Other bifurcations are discussed only when necessary.
Bifurcation Critical Conditions
The From (10),
and the Hopf bifurcation does not occur because the duty cycle is never less than zero. For r = 0, the condition (13) becomes κ > 1/v s .
Saddle-node bifurcation
When SNB occurs, a pole is zero and c 0 = 0. The bifurcation critical conditions are D = D S and v r = v * r . Note that the condition (3) (for coexistence of multiple solutions) and the condition (12) (for occurrence of SNB) are the same, indicating that coexistence of multiple solutions is associated with SNB.
As D increases, the Hopf bifurcation occurs earlier than the SNB does if D H < D S . From (10) and (12) 
which is generally true for a converter with a large k p .
No Saddle-Node Bifurcation if r = 0
For r = 0, one can prove that SNB does not occur in two ways. First, from (9), c 0 > 0 if r = 0. The pole is never zero, and SNB does not occur. Second, the right side of (4) increases monotonously as D increases if r = 0. Given a value of v r , only one solution exists. Coexistence of multiple solutions as in SNB does not occur.
For r = 0 (thus c 0 > 0), the pole stabilities depend on c 1 . If c 1 > 0, the two poles are in the left half plane (LHP) and stable. If c 1 < 0, the two poles are in the right half plane (RHP) and unstable. If c 1 = 0, the Hopf bifurcation occurs. In all cases, it never occurs that one pole is stable and the other is unstable. In this particular example, besides T -periodic solutions, there actually exists a DC solution (D = 1 not shown in Fig. 4 , with one switch being always on because
. Such a DC solution does not exist if r = 0 because it requires i L = v s /r = ∞. Therefore, the converter is actually bistable (with the DC solution and the T -periodic solution) for 4 < v r < 4.92 and monostable (with only the DC solution) for v r > 4.92. From Fig. 4(b) , if v r increases a little from 4.92, v c may "jump" from 4.7 (with the T -periodic solution) to 0 (with the DC solution as the only solution). Such a jump is typical in a system with SNB [3] .
With different converter parameters, the attractor may be quasi-periodic [3] , associated with the Hopf bifurcation. Other attractors associated with the border-collision bifurcation [11] may also exist when y(t) of the attractor is out of the bounds of h(t). These non-T -periodic attractors are not shown in the bifurcation diagrams to prevent detraction of the focus on SNB.
For r = 0.1, the coefficients c 0 and c 1 as functions of D are shown in Fig. 6 .The pole loci are shown in Fig. 7 . It shows that SNB occurs when two unstable solutions coalesce because each solution has a RHP pole. From (5) and (11), v * r = 7.1 and D S = 0.78, the prediction of the SNB point agrees closely with the bifurcation diagram (Fig. 4(a) ). From (10) and (4), D H = 0.51 and v r (D H ) = 5.36, and a small error exists in predicting the Hopf bifurcation point. The error is due to averaging. If the switching frequency increases to 6 MHz, instead of 600 kHz, the Hopf bifurcation occurs at v r = 5.32, agreed closely with the prediction. Since this paper focuses on SNB, the discussion on the averaging error for the Hopf bifurcation is omitted. Therefore, if r is not modeled, one may be misled by the bifurcation diagrams shown in Figs. 4(c)(d) that no stable solution exists and no bifurcation occurs. A small parasitic inductor resistance, always existing in reality, may have great effects. As shown in Figs. 4(a)(b) , a stable solution does exist for v r < 4.92. Furthermore, SNB occurs and an unstable solution actually coexists with the stable solution. Care should be taken in the compensator design because different compensator parameters may result in a different solution being stabilized. What the compensator stabilizes may be an undesired solution [6] .
No Saddle-Node Bifurcation in Critical Mode
Let K = 2L/RT . To operate in the critical mode on the continuous/discontinuous conduction mode (CCM/DCM) boundary, it is required [10] that 
To have SNB,
Generally, 2L/rT > D and K * > K crit , and SNB does not occur in the VMC boost converter in the critical mode.
VMC with a type-III compensator
As discussed above, SNB is associated with the steady-state solutions. SNB occurs when the two solutions coalesce. With the same parasitic inductor resistance r, the (multiple) steady-state solutions are the same as in PMVC shown in (2) . The Hopf bifurcation may be prevented by the type-III compensator, but SNB always occurs if r > 0.
Let the type-III compensator be The compensator output is
With a high feedback gain, the SNB critical condition is D = D S and v r ≈ v C (D) as shown in (2) because the the steady-state solutions are the same. Let the bifurcation parameter be v r . The bifurcation diagram is shown in Fig. 8 , with SNB Fig. 4(a) , where a simple PVMC is used. In Fig. 4(a) , η = r/R = 0.05, whereas in Fig. 8 , η = 0.0261. For the same η, using either PVMC or a type-III compensator, the steady state of the output voltage in the bifurcation diagram would be the same. The only difference is the stability of the steady-state solution. In Fig. 4(a) , SNB occurs when two unstable solutions coalesce, whereas in Fig. 8 , SNB occurs when an unstable solution and a stable one coalesce, because a type-III compensator improves the the stability of one solution, but does not affect the steady state of the multiple solutions. Take From Fig. 8 , if v r increases a little from 31, the converter may operate with a "jump" from D = 0.84 (with the T -periodic solution) to D = 1 (with the DC solution as the only solution). Refer to Example 1 for similar discussion.
As discussed above, SNB always exists in the VMC boost converter as long as r > 0, even with a type-III compensator. This example also illustrates that even a converter with a simple PVMC controller as in Example 1 deserves careful study because it still provides some insights to design a more complicated type-III controller.
Current Mode Control (CMC)
In CMC, two cases are considered depending on whether the voltage loop is closed.
Open Voltage Loop: No Saddle-Node Bifurcation
First, let the voltage loop open as shown in Fig. 11 . A current control signal i c controls the peak inductor current. From (1), the inductor current ripple ∆I L = (v s − rI L )DT /L. The peak inductor current I peak = I L + ∆I L /2 increases monotonously as D increases. Therefore, given a current control signal, only one solution exists and SNB does not occur. 
Similar analysis as in VMC (see (4) ) can be applied. For a large k p , I peak /k p can be ignored, and SNB occurs when
For a small k p , based on (19), the bifurcation point D S is larger than 1 − √ η because I peak has a large value at high duty cycle. For r = 0, the right side of (19) increases monotonously as D increases. Given a value of v r , only one solution exists, and SNB does not occur. Therefore, SNB does not occur in CMC if r = 0, whereas it does occur in CMC with the voltage loop closed if r > 0. Fig. 13 . If r is not modeled, one may be misled by Fig. 12(b) that the converter is stable with v r = 8.4. By comparing Figs. 12(a) and 12(b), one also sees significant differences whether r is modeled. SNB occurs in Fig. 12(a) , whereas it does not occur in Fig. 12(b) . 
Conclusion
Bifurcations associated with parasitic inductor resistance in the boost converter are analyzed, and the anslysis agrees with simulations. The critical conditions for various control schemes are summarized in Table 1 . The bifurcation diagram confirms the occurrence of SNB. Both VMC and CMC are considered. Closed-form critical conditions of the bifurcations, in terms of D and v r , are derived. With PVMC, SNB occurs when D = D S or v r = v * r (see (11) and (5)). The Hopf bifurcation occurs when D = D H or v r = v r (D H ) (see (10) and (4)). Both the bifurcations can be predicted by the average model. With a type-III compensator, SNB occurs when D = D S or v r ≈ v C (D S ).
The parasitic inductor resistance has great effects on the boost converter dynamics. If the parasitic inductor resistance is modeled, SNB occurs in VMC, or in CMC with a closed voltage loop. Either a proportional feedback or a type-III compensator is applied, SNB would occur. In real circuits, the parasitic inductor resistance always exists. If the parasitic inductor resistance is not modeled, SNB is not predicted while it actually exists, and one may be misled by the wrong dynamics and the wrong steady-state solutions. When SNB occurs, multiple steady-state solutions coexist. Although the fact about the possible existence of multiple solutions in the boost converter has been known, its implication and its association with SNB have not been discussed in details. Occurrence of SNB has at least two implications. First, the converter may operate with a "jump" from one solution to another. Second, among the multiple solutions, care should be taken in the compensator design to ensure that only the desired solution is stabilized [6] . When one (undesired) solution is stabilized, the other (desired) solution may be destabilized. The multiple solutions have different duty cycles.
Since SNB generally occurs in VMC, or in CMC with a closed voltage loop, one may wonder why such an instability has never been reported. In industry practice, the unstable solution with a higher duty cycle (and thus SNB) is generally prevented from existence by placing a limitation on the maximum duty cycle less than D S ≈ 1 − √ η. That may explain why such an instability is rarely reported. Since D S is a function of η = r/R, one needs to know the value of η to set the maximum duty cycle.
